%0 Journal Article
%T Low Computational Complexity and High Computational Speed in Leading DCD ERLS Algorithm
%J Journal of Electrical and Computer Engineering Innovations (JECEI)
%I Shahid Rajaee Teacher Training University
%Z 2322-3952
%A Abdi, F.
%A Amiri, P.
%A Refan, M.H.
%D 2019
%\ 01/01/2019
%V 7
%N 1
%P 19-26
%! Low Computational Complexity and High Computational Speed in Leading DCD ERLS Algorithm
%K Exponentially Weighted Recursive least squares (ERLS)
%K Dichotomous Coordinate Descent (DCD)
%K Variable Forgetting Factor (VFF)
%K field-programmable gate array (FPGA)
%R 10.22061/jecei.2019.5666.243
%X Adaptive algorithm adjusts the system coefficients based on the measured data. This paper presents a dichotomous coordinate descent method to reduce the computational complexity and to improve the tracking ability based on the variable forgetting factor. Vedic mathematics is used to implement the multiplier and the divider operations in the VFF equations. The proposed method decreases the area and increases the computation speed. The linear exponentially weighted recursive least squares as the main algorithm is implemented in many applications such as the adaptive controller, the system identification, active noise cancellation techniques, and etc. The DCD method calculates the inverse matrix in the ERLS algorithm and decreases the resources used in the field-programmable gate array, also the designer can use the cheaper FPGA board to implement the adaptive algorithm because the method doesn't need lots of resources. The proposed method leads to implementing complex algorithms with simple structures and high technology. The proposed method is implemented with ISE software on the Spartan 6 Xilinx board. The proposed algorithm calculates the multiplication result with less than 15ns time and reduces the used FPGA resources to lower than 20% as compared with the classic RLS.
%U http://jecei.sru.ac.ir/article_1139_eee78a3d1422c9c8a9782356bbb04a36.pdf