G. F. Ziegler and W. A. Lanford, “The effect of sea level cosmic rays on electronic devices,” in proc. 1980 International SolidState Circuits Conf., San Francisco, CA, USA, pp. 70 – 71, 1980.
 Y. Lin, M. Zwolinski, and B. Halak, “A low cost radiation hardened flip-flop,” in proc. 2014 Design Automation and Test in Europe Conf., Dresden, Germany pp. 1-6, 2014.
 M. Masuda, K. Kubota, R. Yamamoto, J. Furuta, K. Kobayashi, and H. Onodera, “A 65nm low power adaptive coupling redundant flip-flop,” IEEE Trans. Nuclear Science, vol. 60, pp. 2750-2755, 2013.
 S. M. Jahinuzzaman and R. Islam, “Tspc-DICE: A single phase clock high performance SEU hardened flip-flop,” in proc. 2010 Circuits and Systems. IEEE International Midwest Symposium., pp. 73-76.
 R. Islam, “A Highly Reliable SEU Hardened Latch and High Performance SEU Hardened Flip-Flop,” in proc. IEEE 13th International Symposium on Quality Electronic Design., Santa Clara, CA, USA pp. 347-352, 2012.
 K. T. Chen, T. Fujita, H. Hara, and M. Hamada, “A 77% energy saving 22 transistor single phase clocking D flip- flop with adaptive coupling configuration in 40nm CMOS,” in proc. 2011 Solid-State Circuits Conf Digest of Technical Papers., San Francisco, CA, USA , pp. 338-340, 2011.
 J. Fa lin, “Low power pulse triggered flip flop design based and signal feed through scheme,” IEEE Trans. Very Large Scale Integration Systems, vol. 18, pp. 181-185, 2013.
 N. K. Saini and K. Kashyap, “Low power dual edge triggered flip flop,” in proc. 2014 IEEE International Conf Signal Propagation and Computer technology, Ajmer, India , pp. 125-128, 2014.
 J. Shen, L. Geng, G. Xiang, and J. Liang, “Low power level converting flip flop with a conditional clock technique in dual supply systems,” Microelectronics journal, vol. 45, pp. 857-863, 2014.
 R. Islaml, S. E. Esmaeilil, and T. Islam, “A high performance clock precharge SEU hardened flip-flop,” in proc. 2011 IEEE International Conf on ASIC, Xiamen, China, pp. 574-577, 2011.
 R. Islam, “High-speed energy-efficient soft error tolerant flipflops,” M.Sc. Dissertation, Concordia, University Montreal, Quebec, Canada, 2011.
 H. Cha and J. H. Patel, “A logic level model for -particle hits in CMOS circuits,” in Proc. 1993 IEEE International Conf on VLSI., pp. 538-542, 1993.
 V. Carreno and G. Chio, “Analog-digital simulation of transientinduced logic errors and upset susceptibility of an advanced control system,” in proc. 1990, NASA Tech Memorandum 4241, NASA; United States, pp. 1-20, 1990.
 H. Hung and V. Adzic, “Monte carlo simulation of device variations and mismatch in analog integrated circuits,” in Proc. 2006 National Conf on under Graduate Research, North Carolina, USA, pp. 1-8, 2006.
 N. H. E. Weste and D. M. Harris, CMOS VLSI Design A Circuits and Systems Perspective, New York: Wiley, 2009, p. 838.