Shahid Rajaee Teacher Training UniversityJournal of Electrical and Computer Engineering Innovations (JECEI)2322-39522120140101A-New-Closed-form-Mathematical-Approach-to-Achieve Minimum Phase Noise in Frequency Synthesizers7133710.22061/jecei.2014.37ENS.SamadiGorjiBabol Nushirvani University of Technology, Department of Electrical Engineering, Babol, IranB.ZakeriBabol Nushirvani University of Technology, Department of Electrical Engineering, Babol, IranM.R.ZahabiBabol Nushirvani University of Technology, Department of Electrical Engineering, Babol, IranJournal Article20131020The aim of this paper is to minimize output phase noise for the pure signal synthesis in the frequency synthesizers. For this purpose, first, an exact mathematical model of phase locked loop (PLL) based frequency synthesizer is described and analyzed. Then, an exact closed-form formula in terms of synthesizer bandwidth and total output phase noise is extracted. Based on this formula, the phase noise diagram as a function of bandwidth is plotted. From the analysis and simulation results, it is observed that the synthesizer has a minimum phase noise at a particular bandwidth.https://jecei.sru.ac.ir/article_37_32eb6a01e938e239234238a48f777681.pdf