Research paper

Fast and Power Efficient Signed/Unsigned RNS Comparator & Sign Detector

Z. Torabi\textsuperscript{1, *}, A. Belghadr\textsuperscript{2}

\textsuperscript{1}Faculty of Computer Engineering, Shahid Rajaee Teacher Training University, Tehran, Iran.
\textsuperscript{2}Department of Computer Science and Engineering, Shahid Beheshti University, Tehran, Iran.

<table>
<thead>
<tr>
<th>Article Info</th>
<th>Abstract</th>
</tr>
</thead>
</table>
| **Article History:** | **Background and Objectives:** Residue number system (RNS) is considered as a prominent candidate for high-speed arithmetic applications due to its limited carry propagation, fault tolerance and parallelism in “Addition”, “Subtraction”, and “Multiplication” operations. Whereas, “Comparison”, “Division”, “Scaling”, “Overflow Detection” and “Sign Detection” are considered as complicated operations in residue number systems, which have also received a surge of attention in a multitude of publications. Efficient realization of Comparators facilitates other hard-to-implement operations and extends the spectrum of RNS applications. Such comparators can substitute the straightforward method (i.e. converting the comparison operands to binary and comparing them with wide word binary comparators) to compare RNS numbers.

**Methods:** Dynamic Range Partitioning (DRP) method has shown advantages for comparing unsigned RNS numbers in the 3-moduli sets \{2^n, 2^n ± 1\} and \{2^n, 2^n - 1, 2^n+1 - 1\}, in comparison with other methods. In this paper, we employed DRP components and designed a unified unit that detects the sign of operands and also compares numbers, for the 5-moduli set \( \gamma = \{2^2n, 2^n ± 1, 2^n ± 3\} \). This unit can be used for comparison of signed and also unsigned RNS numbers in the moduli set \( \gamma \).

**Results:** Synthesized comparison results reveal 47% (54%) speed-up, 35% (32%) less area consumption, 25% (24%) lower power dissipation, and 60% (65%) less energy for \( n = 8 \) (16) in comparison to the straightforward signed comparator.

**Conclusion:** According to the results of this study, DRP method for sign detection and comparison operations outperforms other methods in different moduli sets including 5-moduli set \( \gamma = \{2^2n, 2^n ± 1, 2^n ± 3\} \).

©2023 JECEI. All rights reserved.

**Introduction**

Nowadays, with the increased versatility of electronic products, high-performance computations with low-power consumption are of vital importance. Residue number system has offered the advantage of high-speed and low-power addition, subtraction, and multiplication operations, and thus it has received much attention for high-throughput computations, particularly in digital signal processing [1], data transmission [2], cryptography [3], steganography [4], and image processing [5].

Residue Number System (RNS) is a number system with \( k \) integer modulus \( \{m_1, m_2, ..., m_k\} \). A number \( X \) is represented as \( (x_1, x_2, ..., x_k) \), where \( x_i = \left| X \right|_{m_i} \) (i.e., the remainder of integer division \( \frac{X}{m_i} \)). Cardinality of the residue number system is maximized (i.e., \( M = m_1 \times ... \times m_k \)), where the moduli are pair-wise prime. In RNS,
which is an unweighted number system, some arithmetic operations such as division, scaling, comparison and sign/overflow detection are difficult to implement. Whereas, these complicated operations are fundamental to develop processors with practical interest. For example, comparison, sign and overflow detection are essential for some nonlinear procedures, such as median and rank-order filtering [6].

Sign detection is needed in applications dealing with positive and negative numbers. In such cases, dynamic range (i.e., $M$) is partitioned into two parts of $[0, [M/2))$ and $[[M/2], M)$ in order to represent positive and negative numbers, respectively. The straightforward sign detection method in RNS is based on converting the operand to binary format and then comparing it with $\frac{M}{2}$.

Comparison plays a crucial role in the development of division and overflow/sign detection units in RNS, therefore an efficient comparison method would be cost-effective to implement other complicated operations [7]-[9]. Contrary to the parallelism that residue number system offers to the addition and multiplication, no parallel RNS comparison scheme can be envisaged via independent modular comparators in concurrent residue channels. For example, in the moduli set $\{64,7,9,11,5\}$, $44352=\pi(0,0,0,2)$ is greater than $6(6,6,6,6,1)$, which is not clearly apprehended from their modular representations.

The RNS comparison schemes proposed so far [6], [10]-[16] can be categorized into a conversion-based method [6], [10], [11], [15], parity checking technique [12], [14], and mapping function [13], [16]-[23] that will be described in second Section. For RNS unsigned number comparison in 3-moduli sets, Dynamic Range Partitioning (DRP) method [17] yields the best performance [17], [18]. However, we have not encountered any DRP-based RNS comparator for moduli sets with more than three moduli.

In many RNS applications, domain of numbers is expanded. Utilizing wider moduli and increasing the number of moduli, are two different ways to fulfill the need for expanded range of numbers, while both of them make reverse conversion and complex operations more complicated. However, since the conversion process is not frequent, the burden of a lengthier reverse conversion for moduli sets with more than three moduli is bearable [18]. Several moduli sets with four to eight moduli have been reported in the literature. For example moduli set $\gamma = \{2^{2n}, 2^n \pm 1, 2^n \pm 3\}$ with 6-bit dynamic range whereas its signed/unsigned reverse converter have been introduced in [24], [25].

In this paper, we focus on the realization of a DRP-based sign detector and comparator for the moduli set $\gamma$. To this aim, we convert the 5-residue operands of $\gamma$ to an equivalent 3-moduli set $\{2^{2n}, 2^{2n} - 1, 2^{2n} - 9\}$, where the DRP can be applied. For evaluation of the proposed comparator, we have not found any hardware realization of a comparator for $\gamma$, thus, we compare our method with the straightforward comparators [24], [25] and one of the recent previous general comparators [24].

We also compare the proposed sign detection method with the $\gamma$-sign-detection unit of [25]. The proposed work has considerable merits on the reference works [24], [25], in terms of latency, area, and power, presented through analytical and synthesized evaluations.

The rest of the paper is organized as follows. The second section reviews briefly different RNS comparison and sign detection methods. In the third section, the new sign detector and signed/unsigned comparator for $\gamma$ are proposed, while its implementation scrutiny is discussed in the fourth section.

Evaluations are found in the fifth section and finally in the last section we draw our conclusions.

**Background Materials and Related Works**

In this section, we describe the representation of signed numbers in RNS, sign identification methods, and then review a number of comparison methods briefly. In RNS, numbers are defined as positive integers in the range between $[0, M-1]$, but in applications with signed numbers, as shown in Fig. 1, dynamic range is divided into two parts, positive and negative numbers. The sign of an RNS number $X$ can be detected by (1).

$$\text{Sign}(X) = \begin{cases} 0 & \text{if } 0 \leq X < \lfloor M/2 \rfloor \\
1 & \text{if } \lfloor M/2 \rfloor \leq X < M \end{cases}$$

Sign($X$) usually indicates by the most significant bit (MSB) of $X$, therefore in fast and low power sign detection methods, before complete conversion of the operand to binary format via mixed radix representation (MRC) [26] or Chinese remainder theorem (CRT) [26], MSB of the operand is extracted.

In [27] and [28], with the usage of last MRC digit, MSB of the operand and consequently sign bit extracted. In [25] a sign detection unit and signed reverse converter is proposed for $\gamma$, based on CRT.

A wide variety of techniques have been proposed for RNS comparison in the literature [6], [9]-[23], some of which are summarized in Table 1. Most of the comparison methods compare two unsigned numbers and cannot be easily extended to compare signed RNS numbers due to the complexity of sign detection process.

In conversion-based methods [6], [9]-[11], [15], before full reverse conversion, comparison takes place. Comparing the corresponding MRC digits [26] or New CRT coefficients [29] fall into this category.
In parity checking technique [12], comparison is based on the parity of the operands and their difference. One of the major drawbacks of this method is that it is applicable only on moduli sets which do not have even moduli, while in practice numerous moduli sets comprise at least a power-of-two modulo, owing to an efficient arithmetic channel realizations.

In the mapping technique [13], a number is assigned to each RNS number in the dynamic range. For comparing two numbers \( X \) and \( Y \), \( D(X) \) and \( D(Y) \) are compared, such that \( D(X) > D(Y) \) leads to \( X > Y \). This method, similar to the CRT, is based on a large modulo \( SQ \) operation, where \( SQ = \sum_{i=1}^{u} (M/m_i) \). Since direct implementation of diagonal function is not efficient for comparing two RNS numbers, some modifications for diagonal function computation were proposed [23], [30]. In [23], \( D(X) \) is computed in modulo \( 2^u \), where \( u = \log((m_n - 1)SQ) \) and \( m_n \) is the largest modulo in the moduli set. Although \( 2^u \) is smaller than \( SQ \), in comparison to other methods, [23] still needs computation in the large module \( 2^u \).

Efficient computations of diagonal function results in introducing new moduli sets that allow for efficient hardware implementation of \( D(X) \). Some algorithms were introduced in [30] to generate 3- and 4- moduli sets in such a way that \( SQ = 2^v \) and \( SQ = 2^v - 1 \), respectively, for some \( v \). In [31], similar to [30], several methods proposed to design moduli sets with \( SQ \) forms \( 2^n, 2^n - 1 \), and \( 2^n + 1 \).

In [16], [19], for implementing non-modular operations including comparison, sign detection, division, and scaling, the authors proposed a method to compute the interval evaluation of \( X = (x_1, x_2, \ldots, x_k) \). Such computations are performed in limited precision of fractional representation of \( X \).

Ambiguity cases arise when \( X \) is very small or big, in such cases MRC digits were used for non-modular operations in this method which leads to sequential computations.

In [20], [21], dynamic range \( [0, M] \) is divided into \( M_k = m_1 \times m_2 \times m_{k-1} \) intervals. With a large amount of computations, the numerical intervals which contain \( X \) and \( Y \) are determined and after that, comparison can be done by comparing numerical intervals of \( X \) and \( Y \).

Minimum-range monotonic core function is proposed in [22] which is a modification of core function [32].

In this solution, comparison of every two number is carried out through comparing their core functions. In [22], core function is monotonic and computed in module \( M_k \). They also show that diagonal function is a special case of core function.

DRP [17], divides the dynamic range of any 3-moduli set into \( m_1 \) partitions of size \( m_2 \times m_3 \), where each partition is divided into \( m_2 \) sections of size \( m_3 \). For any moduli set \( \{m_1, m_2, m_3\} \), DRP components (i.e. \( p_1(X) \) and \( p_2(X) \)) are defined in (2), where \( x_{23} = |X|_{m_2m_3} \), \( x_2 = |X|_{m_2} \), \( x_3 = |X|_{m_1} \) and \( M_1 = m_2 \times m_3 \). \( p_1(X) \) and \( p_2(X) \) are the number of partition and section that are computed for an RNS number \( X \), respectively.

\[
\begin{align*}
p_1(X) &= \left\lfloor \frac{M_1^{-1}}{m_1} (x_1 - x_{23}) \right\rfloor_{m_1} \\
p_2(X) &= \left\lfloor \frac{M_1^{-1}}{m_2} (x_2 - x_3) \right\rfloor_{m_2} 
\end{align*}
\]

Comparison of two numbers \( X = (x_1, x_2, x_3) \) and \( Y = (y_1, y_2, y_3) \) can be reduced to the comparison of \( [p_1(X), p_1(Y)] = [p_2(X), p_2(Y)] = [x_3, y_3] \) in three different comparators.

Sign detection and signed number comparison of [6] for the moduli set \( \{2^n - 1, 2^n + 1\} \) are based on an optimized version of the MRC. It performs the comparison through utilizing the sign bits of comparison operands and their difference. In this method, the sign of RNS numbers can be identified by comparing the third MRC digit with \( 2^{n+k-1} \).

**Proposed Sign Detector and Comparator**

In this section, a new DRP-based method is derived for sign detection and comparing two RNS numbers \( X \) and \( Y \). As mentioned earlier, DRP has been utilized in unsigned numbers comparison methods [17], [18]. However, in this paper, DRP is applied to sign identification (Theorem 1) and comparison for the 5-moduli set \( \gamma \).

The above DRP scheme (2) for 3-moduli RNS comparison can be extended to 5-moduli cases. In fact, the aforementioned 5-moduli set \( \gamma \), can be reduced to the 3-moduli set \( \tau = \{2^{2n}, 2^{2n} - 1, 2^{2n} - 9\} \), where the conjugate moduli \( 2^n \pm 1 \) and \( 2^n \pm 3 \), are combined to moduli \( 2^{2n} - 1 \) and \( 2^{2n} - 9 \) through two simple reverse conversion operations.
Therefore the 3-moduli DRP method can be applied to the new 3-moduli set. Here we compute DRP components for the new 3-moduli set $\tau$. Prior to that, the required multiplicative inverses are described as $\beta_1$, $\beta_2$ and $\beta_3$.

**Property 1**: $\beta_1 = [(2^n + 3)^{-1}]_{2^n-3}$

\[
\beta_1 = \begin{cases} 
\frac{2^n+1}{9} & n = 3p + 1 \\
\frac{2^n+1}{9} & n = 3p + 1 \\
\frac{2^n+1}{9} & n = 3p + 2 
\end{cases}
\]

**Property 2**: $\beta_2 = [(2^n - 9)^{-1}]_{2^n-3}$

\[
\beta_2 = \frac{2^{2n+1} - 1}{9} \quad n = 3p + 3
\]

**Property 3**: $\beta_3 = [(2^n - 9)(2^n - 1)^{-1}]_{2^n-1}$

\[
\beta_3 = \begin{cases} 
\frac{2^{2n+3} + 1}{9} & n = 3p \\
\frac{2^{2n+1} + 1}{9} & n = 3p + 1 \\
\frac{2^{2n+1} + 1}{9} & n = 3p + 2 
\end{cases}
\]

Let $m_1 = 2^n, m_2 = 2^n - 1, m_3 = 2^n + 1, m_4 = 2^n - 3, m_5 = 2^n + 3$ and the corresponding residues of an operand $X$ for the new moduli set $\tau$ based on CRT and New CRT be denoted as $(x_1, x_2, x_4, x_5)$ where $x_1 = [X]_{2^n}, x_2 = [X]_{2^n-1} = [x_3 + (2^n + 1)2^{n-1}(x_2 - x_3)]_{2^n-1}$ and $x_4 = [X]_{2^n-9} = x_5 + (2^n + 3)\beta_1(x_4 - x_3)]_{2^n-3}$.

In the following Eqs. 3 and 4, we derive $p_2(X)$ and $p_1(X)$ as DRP components in moduli set $\tau$, based on Eqs. set 2, where $X_{2345} = |X|_{(2^n-9)(2^n-1)} = x_{45} + (2^n - 9)(2^n - 9)^{-1}(x_{23} - x_{45})|_{2^n-1}$. 

\[
p_2(X) = \beta_2(x_{23} - x_{45})|_{2^n-1} = [2^{2n-9}(x_{23} + x_{45})|_{2^n-1} \quad (3)
\]

\[
p_1(X) = [(2^n - 9)(2^n - 1)^{-1}](x_1 - x_{45})|_{2^n} = \beta_3(x_1 - x_{45} + 9p_2(X)|_{2^n}) \quad (4)
\]

**Theorem 1**: $X$ in the moduli set $\gamma$ is negative if and only if $\text{MSB}(p_1(X)) = 1$.

**Proof**: Based on the DRP method [8], in the moduli set $\tau$ we have $X = p_2(X)M_1 + x_{23} = p_1(X)(2^n - 1)(2^n - 9) + x_{23}$ and $p_1(X) < 2^n$. With consideration of $M = 2^{2n-1}(2^n - 1)(2^n - 9)$, our proof consists of two parts as follows:

a. $(\text{MSB}(p_1(X)) = 1) \implies X \geq \frac{M}{2}$

b. $X \geq \frac{M}{2} \implies (\text{MSB}(p_1(X)) = 1)$

let $x_{23} = 2^{2n} - 2$ to find the minimum value of $p_1(X)$, where $X$ is negative. The following condition must hold: 

\[
p_1(X)(2^n - 1)(2^n - 9) + 2^n - 2 \geq 2^{n-1}(2^n - 1)(2^n - 9)
\]
which leads to \( p_1(X) \geq 2^{2n-1} \) and \( MSB(p_1(X)) = 1 \).

Therefore by implementing one of the DRP components (i.e., \( p_1(X) \)), the sign of an RNS number (i.e., \( \text{sign}(X) \)) in the moduli set \( \gamma \) is identified. For comparing two signed RNS numbers, which belong to the same range and both have the same sign (positive or negative), comparing them without considering their signs determines the result. Therefore, for comparing two RNS numbers \( X \) and \( Y \), first the signs of operands are identified. If only one of them is positive, the result of comparison is clear, whereas both of them are positive or negative, comparison is undertaken via DRP components (i.e. \( p_1(X), p_1(Y), p_2(X) \) and \( p_2(Y) \)). Comparison can be reduced to the comparison of \( p_1(X) \) and \( p_1(Y) \). In the case of \( p_1(X) = p_1(Y) \), \( p_2(X) \) and \( p_2(Y) \) are compared. If \( p_1(X) = p_1(Y) \) and \( p_2(X) = p_2(Y) \), comparison of \( x_{45} \) and \( y_{45} \) yields the final result. Flowchart of the proposed comparator is illustrated in Fig. 2.

![Fig. 2: Algorithm of the proposed comparator.](image)

Since sign detection is performed with \( p_1(X) \), and it is also required for comparison, with eliminating first step of Fig. 2 (comparing \( \text{sign}(X) \) and \( \text{sign}(Y) \)), it can be used for unsigned comparison. The overall architecture for signed/unsigned comparator is visualized by Fig. 3 where \( E \) and \( C \) show that \( X = Y \) and \( X > Y \) respectively.

**Example 1.** Consider \( Y = (256, 15, 17, 13, 19) \) with \( n = 4 \). Let \( X = 1 = (1,1,1,1) \) and \( Y = 1000000 = (64,10,9,1,11) \) be two RNS numbers to be compared. The equivalents of \( X \) and \( Y \) in the corresponding moduli set \( \tau = (256, 255, 247) \) are \((1,1,1)\) and \((64,145,144)\) respectively. Based on Eqns. 3 and 4, \( p_1(X) = p_2(X) = 0 \), \( p_1(Y) = 15 \) and \( p_2(Y) = 223 \). According to the Theorem 1 and Fig. 2, both \( X \) and \( Y \) are positive and \( p_1(Y) > p_1(X) \) so \( Y > X \).

**Implementation**

Sign detection and comparator units in the proposed work are based on DRP components, therefore, in this section, we provide the implementation details of \( p_1(X) \) and \( p_2(X) \) generators. Here with the assumption of \( n = 3p + 1 \) and usage of the properties 1-3, we investigate implementation-friendly equations for \( p_1(X) \) and \( p_2(X) \). Computation and implementation of DRP components with \( n \neq 3p + 1 \) are quite similar.

\[
p_1(X) = \left| \frac{2^{2n+1} + 1}{9} \left( -2^n + 3 \right) \left| \frac{2^{n-1} + 1}{3} x_4 - x_5 \right| + x_1 - x_5 + 9 p_2(X) \right|_{2^{2n}}
\]

(5)

\[
p_2(X) = \left| 2^{2n-3} \left( 2^n + 3 \right) \left| \frac{2^{n-1} + 1}{3} x_4 - x_5 \right| x_5 - x_3 - (2^n + 1) 2^{n-1} x_2 - x_3 \right|_{2^{2n-1}}
\]

(6)

Replacing \( -x_3 = \bar{x}_3 - 2^{n+1} + 1 \), \( -x_2 = \bar{x}_2 - 2^n + 1 \), \( -x_5 = \bar{x}_5 - 2^{n+1} + 1 \), \( U = \left| \frac{2^{n-1} + 1}{3} x_4 - x_5 \right|_{2^{n-3}} = \left| \sum_{i=0}^{n-3} 2^i (x_4 + x_5) - 5 \times \frac{2^{n-1} + 1}{3} \right|_{2^{n-3}} \) and \( -U = \bar{U} - 2^n + 1 \) in (5) and (6) result (7) and (8), respectively.

\[
p_1(X) = \left| \frac{2^{2n+1} + 1}{9} \left( x_1 + \bar{x}_5 + (2^n + 3) U \right) - 2^{n+2} + 4 \right|_{2^{2n}} + p_2(X)
\]

(7)

\[
p_2(X) = \left| 2^{2n-3} x_5 + (2^{n-3} + 3 \times 2^{n-3}) U + 2^{2n-3} \bar{x}_5 + 2^{2n-3} - 2^{n-2} + (2^{n-4} + 2^{n-4}) (x_1 + \bar{x}_2) \right|_{2^{2n-1}}
\]

(8)

One \( (n-1, 2^n-3) \) multi operand modular adder (MOMA) [33] followed by an \( n \)-bit modular adder is required to generate \( U \) expression. Based on (8), after computation of \( U \), \( p_2(X) \) is obtained with a two-level CSA followed by a \( 2n \)-bit modular adder. In parallel with \( p_2(X) \), \( \frac{2^{2n+1} + 1}{9} (x_1 + \bar{x}_5 + (2^n + 3)U - 3 \times 2^n + 4) \) is being obtained through a \( (2n-4, 2^{2n}) \) MOMA. The required architecture for generation of \( p_1(X) \) and \( p_2(X) \) is depicted in Fig. 4.
Evaluation

In this section, we present the performance evaluation of the proposed design and compare it with previous related works.

The proposed design consists of sign detection module and comparator. In the literature, two reverse converters [24, 25] and one sign identifier [25] designed for moduli set $\gamma$.

In [25], a $\gamma$—signed reverse converter proposed wherein the sign of operand is extracted in the middle of conversion. In the case of negative sign, the output of reverse converter should be added to 2's complement of $M$.

In [24] a $\gamma$—reverse converter proposed which is based on New CRT [27] and the output is positive number in the range $[0, M)$.

We evaluate the proposed comparator against a straightforward comparator which consists of two reverse converters for converting the operands to binary format and a binary comparator for comparing two operands. Moreover, we evaluate unsigned general comparators of [16], [19]-[23], which are based on mapping function that has recently received attentions in literature.

In addition, we evaluate the proposed sign detection method with sign detection module of [25] and straightforward sign detection method of [24] (i.e., Conversion of operand to binary format and comparing it with $\frac{M}{2}$).

The delay and cost measures of the proposed comparator and sign detector are compiled in Tables 2 and 3, based on the unit gate model [34].

In our analytical evaluations, the cost and delay of one simple 2-input logic gate (e.g., AND, OR, NAND, NOR) are considered as 1 unit of cost ($\#G$) and delay ($\Delta G$). For example, delay and cost of an $n$-bit carry ripple adder is assumed to be $2n\Delta G$ and $7n\#G$ respectively. The comparators of [28], [29] have less delay in return of extra cost.

Between general comparators described in Tables 2 and 3 (i.e., [16], [19]-[23]), the comparators proposed in [22] and [27] have reasonable delay and cost.

So as to find better insight into merits of the proposed design, we have synthesized the proposed comparator and $\gamma$—comparators of [24], [25], and comparator of [22] in case of $n = 8$ and $n = 16$, with the TSMC 90nm CMOS standard logic cell library by Synopsys Design Compiler. Synthesized results are compiled in Table 4 which approve superiority of the proposed comparator in comparison with the reference designs, in terms of delay, area, power and energy.

Based on the results of Table 4, the ratios of delay and power ($n = 8$) of straightforward signed comparator are higher than other methods.
Table 2: Analytical delay comparison

<table>
<thead>
<tr>
<th>Operation</th>
<th>Method</th>
<th>Adder</th>
<th>Comparator</th>
<th>Total Delay</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>n-bit</td>
<td>2n-bit</td>
<td>4n-bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td>1</td>
<td>3 log n + 1</td>
</tr>
<tr>
<td>Sign Detection</td>
<td>[24]</td>
<td>1</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>[25]</td>
<td>1</td>
<td>2</td>
<td>log 2n + log n + 3</td>
</tr>
<tr>
<td></td>
<td>proposed</td>
<td>1 2</td>
<td>log 2n + log n + 3</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>[24]</td>
<td>3</td>
<td>1</td>
<td>3 log n + 1</td>
</tr>
<tr>
<td></td>
<td>[25]</td>
<td>1</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>Comparison</td>
<td>proposed</td>
<td>1 2</td>
<td>log 2n + log n + 3</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>[23]</td>
<td>1</td>
<td>log 2n</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>[16], [19]</td>
<td>4 1</td>
<td>12 log n</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>[22]</td>
<td>1</td>
<td>log n</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>[20], [21]</td>
<td>2 1</td>
<td>log n</td>
<td>1</td>
</tr>
</tbody>
</table>

Fig. 4: $p_1(X)$ and $p_2(X)$ generator and sign detection circuit.
Table 3: Analytical cost comparison

<table>
<thead>
<tr>
<th>Operation</th>
<th>Method</th>
<th>Adder</th>
<th>Comparator</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>n-bit</td>
<td>2n-bit</td>
<td>4n-bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>[24]</td>
<td>1</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>Sign Detection</td>
<td>[25]</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>proposed</td>
<td>1</td>
<td>2</td>
<td>5n + 14</td>
</tr>
<tr>
<td>[24]</td>
<td>1</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>[25]</td>
<td>1</td>
<td>4</td>
<td>1</td>
</tr>
<tr>
<td>proposed</td>
<td>1</td>
<td>2</td>
<td>5n + 14</td>
</tr>
<tr>
<td>[23]</td>
<td>4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Comparison</td>
<td>[16], [19]</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>[22]</td>
<td>1</td>
<td>6n</td>
<td>4</td>
</tr>
<tr>
<td>[20], [21]</td>
<td>4(2²n (- 1) / (2²n - 9) + 5</td>
<td>(2²n - 1) / (2²n - 9)</td>
<td>4(2²n (- 1) / (2²n - 9) (n - 9)</td>
</tr>
</tbody>
</table>

Table 4: Synthesis based comparison results

<table>
<thead>
<tr>
<th>Design</th>
<th>n</th>
<th>Delay (ns)</th>
<th>Ratio</th>
<th>Area (m²)</th>
<th>Ratio</th>
<th>Power (mW)</th>
<th>Ratio</th>
<th>Energy (pl)</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>[24]</td>
<td>8</td>
<td>10.80</td>
<td>1.56</td>
<td>84075.61</td>
<td>2.22</td>
<td>69.74</td>
<td>2.21</td>
<td>720.79</td>
<td>3.31</td>
</tr>
<tr>
<td>[25]</td>
<td>8</td>
<td>13.20</td>
<td>1.91</td>
<td>58972.18</td>
<td>1.56</td>
<td>42.15</td>
<td>1.33</td>
<td>556.38</td>
<td>2.55</td>
</tr>
<tr>
<td>[22]</td>
<td>8</td>
<td>12.70</td>
<td>1.84</td>
<td>212472.50</td>
<td>5.62</td>
<td>110.85</td>
<td>3.51</td>
<td>1407.79</td>
<td>6.46</td>
</tr>
<tr>
<td>proposed</td>
<td>8</td>
<td>6.90</td>
<td>1.00</td>
<td>37800.76</td>
<td>1.00</td>
<td>31.54</td>
<td>1.00</td>
<td>217.62</td>
<td>1.00</td>
</tr>
<tr>
<td>[25]</td>
<td>16</td>
<td>22.70</td>
<td>2.20</td>
<td>210462.79</td>
<td>1.47</td>
<td>200.03</td>
<td>1.31</td>
<td>4540.68</td>
<td>2.88</td>
</tr>
<tr>
<td>[22]</td>
<td>16</td>
<td>14.8</td>
<td>1.43</td>
<td>350311.09</td>
<td>2.45</td>
<td>178.43</td>
<td>1.16</td>
<td>2640.76</td>
<td>1.67</td>
</tr>
<tr>
<td>proposed</td>
<td>16</td>
<td>10.30</td>
<td>1.00</td>
<td>142929.73</td>
<td>1.00</td>
<td>152.81</td>
<td>1.00</td>
<td>1573.94</td>
<td>1.00</td>
</tr>
</tbody>
</table>

**Conclusion**

In residue number systems, one of the most complicated operations are sign detection and comparison which also play a prominent role in the development of division and overflow detection components in RNS. The 5-moduli set \( y = \{2^n, 2^n \pm 1, 2^n \pm 3\} \), has been shown to have efficient RNS arithmetic circuits as well as efficient reverse converter. To extend applicability of this moduli set, we provided the first efficient signed/unsigned RNS comparator circuit in this work.

In the proposed comparator, with the advantage of dynamic range partitioning technique, sign of the operands are identified and then comparison performed effectively. Synthesis-based results confirmed analytical
evaluation and revealed 47% (54%), 35% (32%), 25% (24%) and 60% (65%) delay, area, power, and energy improvements, respectively, for the new signed RNS number comparator in comparison with the reference design.

As regards the relevant future work, we plan to apply DRP method to other 4- and 5-moduli sets, to improve comparison operation and so other complicated operations.

**Author Contributions**

Zeinab Torabi contributed to the idea, simulation, writing, review, and editing the paper. Armin Belghadr contributed for writing, review, and editing the paper.

**Acknowledgment**

The authors would like to thank the editor and anonymous reviewers.

**Conflict of Interest**

The authors declare no potential conflict of interest regarding the publication of this work. In addition, the ethical issues including plagiarism, informed consent, misconduct, data fabrication and, or falsification, double publication and, or submission, and redundancy have been completely witnessed by the authors.

**Abbreviations**

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RNS</td>
<td>Residue Number System</td>
</tr>
<tr>
<td>MRC</td>
<td>Mixed Radix Representation</td>
</tr>
<tr>
<td>CRT</td>
<td>Chinese Remainder Theorem</td>
</tr>
<tr>
<td>DRP</td>
<td>Dynamic Range Partitioning</td>
</tr>
<tr>
<td>MSB</td>
<td>Most Significant Bit</td>
</tr>
</tbody>
</table>

**References**


[9] Z. Torabi, G. Jaberipour, “Fast low energy RNS comparators for 4-moduli sets \(2^n + 2^{n-1}, m\) with \(m \in \{2^{n+1} \pm 2^{n-1}, 1\}\),” Integr. VLSI J., 55: 155-161, 2016.


Biographies

Zeinab Torabi received her Ph.D. degree in Computer Architecture from Shahid Beheshti University, Tehran, Iran, in 2016. She is currently an Assistant Professor in Faculty of Computer Engineering, Shahid Rajaee Teacher Training University, Tehran, Iran. Her research interests include computer arithmetic, residue number system, and algorithms.

Armin Belghadr received the B.S. degree in computer hardware engineering and the M.S. degree in computer architecture from Shahid Beheshti University, Tehran, Iran, in 2011 and 2013, respectively. He has also received his Ph.D. degree in computer architecture with the Department of Computer Science and Engineering, Shahid Beheshti University in year 2019. His research interests include computer arithmetic and particularly residue number systems.

Copyrights
©2023 The author(s). This is an open access article distributed under the terms of the Creative Commons Attribution (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, as long as the original authors and source are cited. No permission is required from the authors or the publishers.

How to cite this paper:
DOI: 10.22061/JECEI.2022.8321.505
URL: https://jecei.sru.ac.ir/article_1717.html