



Research paper

Design of Low-Power Flash Time-to-digital Converter Using Transmission Gate-Based D Flip-Flops and Body-Biased Delay Cells

Mostafa Khoshnoud , Seyed Mahmoud Anisheh* , Mehdi Radmehr

Faculty of Electrical Engineering, Islamic Azad University, Sari, Iran.

Article Info

Article History:

Received 13 January 2025
Reviewed 20 February 2025
Revised 12 April 2025
Accepted 18 April 2025

Abstract

Background and Objectives: A Time-to-Digital Converter (TDC) is a fundamental electronic component that converts time intervals into digital representations. It plays a critical role in high-precision applications such as particle physics experiments, time-of-flight measurements, and the processing of high-frequency signals in communication systems. This paper presents a comprehensive study on the design and simulation of two innovative low-power TDC architectures.

Methods: The approach introduces a novel low-power D Flip-Flop (D-FF) circuit using transmission gates (TG) and CMOS inverters to reduce power consumption while maintaining high performance. Specialized low-power delay cells are proposed for Flash TDC implementation. Detailed simulations were conducted using Cadence software with a 0.18 μ m CMOS fabrication process at a supply voltage of 1.8 V.

Results: The results demonstrate significant improvements in power efficiency and performance metrics, indicating the potential of the proposed TDC designs for future applications requiring precise temporal measurements. The Figure of Merit (FOM) values of the two proposed structures are 0.033 and 0.020, respectively.

Conclusion: Power consumption in TDCs is a critical factor, as it directly influences the overall efficiency of electronic systems. Reducing power consumption can lead to decreased energy use, improved thermal management, and an extended lifespan for devices. Conversely, higher power consumption can generate excessive heat, which can negatively impact the system's performance and reliability. Thus, it is vital to strike an optimal balance between accuracy and power consumption in TDCs to enhance the longevity of electronic devices. This paper presents the design of delay cell circuits and a D-FF using a 0.18 μ m CMOS process with a 1.8 V supply voltage. The power consumption of the proposed delay cells has been minimized through the application of the body bias technique. The performance of the delay cell has been evaluated in flash TDC circuits, and the results demonstrate the effective performance of the proposed structures.

*Corresponding Author's Email Address:
s.m.anisheh@ee.kntu.ac.ir

This work is distributed under the CC BY license (<http://creativecommons.org/licenses/by/4.0/>)



How to cite this paper:

M. Khoshnoud, S. M. Anisheh, M. Radmehr, "Design of low-power flash time-to-digital converter using transmission gate-based D flip-flops and body-biased delay cells," J. Electr. Comput. Eng. Innovations, 14(1): 1-10, 2026

DOI: [10.22061/jecei.2025.11632.823](https://doi.org/10.22061/jecei.2025.11632.823)

URL: https://jecei.sru.ac.ir/article_2319.html



Introduction

In the last few decades, CMOS technology is highly regarded due to its high integration capability, simple design and low manufacturing cost. Although reducing the gate oxide thickness of the transistor causes the working voltage of the system to decrease, it becomes difficult to design the analog circuit. This is due to improper bias point operation, low input voltage swing and linearity issues [1]. To mitigate design challenges, the development of time-mode signal processing (TMSP) has been considered [2]. Understanding the relationship between TMSP and converters like voltage-to-time converter (VTC) and time-to-voltage converter (TVC) is essential for grasping their roles in modern signal processing. A VTC converts an input voltage signal into a time-domain representation (such as delay or pulse width). This process is fundamental to TMSP as it enables amplitude-based information to be processed in the time domain. After processing in the time domain, a TVC performs the reverse operation of a VTC. It converts temporal information (such as delay or pulse width) into amplitude-based signals (voltage). In a similar manner, a digital-to-time converter (DTC) transforms a digital signal into a time difference variable. Following the processing in the time domain, a time-to-digital converter (TDC) is utilized to convert the time-based signal back into a digital format. TMSP has found applications in various fields, including positron emission tomography (PET) imaging [3]. It is also utilized in digital oscilloscopes with memory and in radio frequency transceivers [4]. Some applications of TDCs are as follows:

1-Time-of-Flight (TOF): In particle physics, TOF measurements use TDCs to calculate the travel time of particles, which helps in determining their speed and position.

2- LIDAR Systems: TDCs are used in light detection and ranging systems to measure the time it takes for light to return to the sensor.

3- Radar and Ultrasonic Sensors: TDCs are also applied in radar and ultrasonic range finding systems to accurately determine distances based on the time taken for signals to travel.

A TDC can be implemented with timing comparators or the methods described below. The simple counter is the simplest TDC architecture. In this method, the time interval between the rising edges of the start and stop pulses is measured. This measurement is achieved using a counter that is controlled by a reference clock with a high frequency. Flash TDCs function similarly to flash analog-to-digital converters (ADCs) used for voltage encoding, comparing a signal edge against multiple reference edges that are time-shifted. The components responsible for comparing the input signal to the

reference are typically D-type flip-flops. A TDC vernier oscillator employs two ring oscillators to produce plesiochronous square waves, enabling time interval quantization based on the slight frequency difference between the oscillators.

The fundamental TDC structure, which utilizes a delay line, consists of delay elements and flip-flops, along with start and stop signals. In this configuration, the start signal is delayed using either an inverter or a buffer element [5], [6]. Likewise, the stop signal undergoes a delay through the delay element. Sampling occurs at the rising edge of the stop signal, enabling the flip-flops to capture the state of the delay line. Ultimately, the output is generated in the form of 0 and 1 [7]. There is ongoing research focused on utilizing the adiabatic approach for designing low-power VLSI circuits [8]. Digital circuits typically exhibit significant power loss, but the adiabatic method offers an efficient solution without adding complexity to the circuit. The term adiabatic refers to the absence of heat exchange with the environment. Adiabatic circuits operate based on the principles of adiabatic charging and discharging [9]. In conventional CMOS circuits, energy is dissipated from the output capacitor to the ground. Conversely, adiabatic logic recycles energy back to the power source [10]. This approach results in greater energy savings compared to traditional logic. Adiabatic logic is also known as energy recovery logic [11], [12].

In this paper, two new low power Flash TDCs are proposed. In the proposed TDCs, two new delay cells based on bulk-driven technique are utilized. In addition, low power D Flip-Flop (D-FF) circuit based on transmission gate (TG) and CMOS inverter is suggested. The next section includes a review of existing works. In the Section 3, the proposed TDCs are explained. Next, the performance of the proposed circuits is assessed, and the comparison results are presented. Finally, to wrap up, the key findings of the research presented will be summarized.

Related Works

In [13], a two-stage TDC based on a ring oscillator is introduced. The TDC provides a total resolution of 8 bits, where 4 bits are derived from coarse conversion and the remaining 4 bits from fine conversion, utilizing time residual amplification. TDC circuit area is equal to 0.34 mm² in 180-nm CMOS process. The TDC circuit has demonstrated a resolution of 10.5 ps at a frequency of 50 MHz. In [14], a delay chain architecture is employed as a substitute for the delay line and sample register to minimize circuit area. However, this delay structure is sensitive to mismatches and process variations. In [15], a high-resolution two-stage ADC-based TDC is proposed, but it suffers from significant area and power consumption, as well as a limited dynamic range. A TDC

architecture utilizing cyclic interpolations is proposed in [16], offering high resolution and an extended dynamic range. However, it faces challenges such as high power consumption and low conversion speed. In [17], a low-power, compact time-to-digital converter based on a digital vernier oscillator structure is introduced. Operating with a 1.8V power supply, this TDC achieves a resolution of 100 ps and an average power consumption of 0.8 mW.

In [18], a TDC architecture designed for high-bandwidth radar systems is introduced. Its primary function is to interface RF front-ends with standard microcontrollers, eliminating the need for high-speed, high-precision analog-to-digital converters, high-performance memories, or high-speed logic. Reference [19] presents a vernier delay line TDC designed in a 180-nm CMOS process, offering excellent resolution, making it ideal for low-power, all-digital locked loops and time-mode analog-to-digital converters. In [20], a TDC is proposed in which a single interpolator is used to enhance the resolution through a triple-slope transform. This approach significantly reduces chip area and power consumption compared to the two-parallel time interpolation method, with a measured resolution of 357 ps. Reference [21] introduces a high-resolution, wide-range TDC designed for all-digital phase-locked loops. The multiphase outputs of the Digitally Controlled Oscillator are utilized to sample time differences and extend the detectable time range, while a time amplifier (TA) enhances time resolution.

In [22], an 8-bit TDC utilizing a successive approximation analog-to-digital converter (SAR ADC) architecture is presented. This design converts a time interval into a voltage, which is then input into the SAR ADC for voltage-to-time conversion. In contrast to other SAR ADC implementations, this approach is straightforward and does not necessitate a large quantity of capacitors. Reference [23] discusses various types of successive approximation TDC architectures implemented in the time domain. It also presents several feedback-based architectures optimized for propagation delay and energy efficiency. In [24], a high-speed, high-accuracy voltage-to-time difference converter is introduced. This study focuses on load regulation design to precisely adjust the delay time of the symmetrical delay cell. The circuit, fabricated in the 180-nm CMOS process, shows an 8-bit accuracy and a bandwidth of 250 MHz in simulation results. Reference [25] presents an 8-bit logarithmic analog-to-digital converter, which consists of two conversion elements. One element is a TDC with a linear transfer characteristic, and the other is a voltage-to-time converter (VTC) with a logarithmic transfer characteristic, constructed using two cross-connected inverters. Simulation results in the 130-nm CMOS process

demonstrate the high efficiency of this design.

Proposed Method

Delay cells based on nonlinear current mirrors [26]-[28] and D-FF circuits are used in the structure of TDCs, and the design and analysis are presented below.

Proposed Delay Cells

The delay cell can be considered as one of the main elements in the TDC. The solution presented in this paper is to use the body bias shown in Fig. 1.




Fig. 1: Schematic of the first proposed low-power delay cell utilizing body biasing. The use of body bias significantly reduces the threshold voltage, thereby lowering the power consumption compared to conventional delay cell.

When a voltage is applied to the body (bulk) terminal of a MOSFET, it influences the threshold voltage (V_T) due to the body effect. This effect leads to a modification in the threshold voltage as a function of the voltage difference between the source and the body, V_{SB} , and is particularly important for devices operating in analog and mixed-signal circuits. The threshold voltage of a MOSFET (whether NMOS or PMOS) varies as the source-to-body voltage changes. This effect is caused by changes in the depletion region width at the semiconductor-substrate interface, which in turn affects the channel conductance. For NMOS transistors, the relationship between threshold voltage and the source-to-body voltage is given by [29], [30]:

$$V_T = V_{T0} + \gamma \left(\sqrt{2|\varphi_F| + V_{SB}} - \sqrt{2|\varphi_F|} \right) \quad (1)$$

where V_{T0} is the threshold voltage at zero bulk source voltage, φ_F is the Fermi potential, γ is the body effect coefficient. V_{SB} is the source-to-body voltage, which, in the case of NMOS, is typically negative, and for PMOS would be positive if the body is tied to the source. For PMOS transistors, the equation is similar, but the sign conventions change to accommodate the negative

threshold voltages of PMOS devices.

When a positive V_{SB} is applied to an NMOS transistor (or negative for PMOS), the depletion region at the junction between the p-type substrate and the n-type source and drain widens. This increases the channel resistance and reduces the current conduction capability, effectively increasing the threshold voltage. This means that more voltage is required to turn the transistor on, compared to the case when ($V_{SB} = 0$).

The body bias technique offers several advantages over adaptive biasing and sub-threshold operation. It provides more precise control over the threshold voltage of transistors, improving energy efficiency without significantly affecting performance speed. Additionally, it maintains better performance at higher frequencies, whereas other techniques may suffer from speed reduction and increased delay. Body bias also results in lower design complexity, as it can be optimized with a simpler setup compared to the more complex adaptive biasing and sub-threshold methods. Moreover, it consistently reduces power consumption without the need for continuous adjustments, unlike adaptive biasing, which requires constant tuning.

In Fig. 1, (M3 and M4) and (M7 and M8) are organized as CMOS inverters. V_{bn} and V_{bp} are applied to the body terminals of inverters to reduce the threshold voltage of the transistors. The voltages should be carefully optimized to achieve an optimal trade-off between speed and power consumption. The clock signal, with the help of (M1, M5, M9), controls the activation and deactivation of the circuit. This feature is especially important in low-power designs. The transistors (M2, M6, M10) serve as active loads. The cell delay is calculated as follows. Based on the circuit structure, the main signal path from IN to OUT consists of two cascaded inverters (M3-M4 and M7-M8) with active load and current source transistors affecting the switching speed. The propagation delay of a standard CMOS inverter can be approximated as:

$$t_p \approx 0.69 \times R_{eq} \times C_{eq} \quad (2)$$

where t_p is the propagation delay, R_{eq} is the equivalent resistance of the cell and C_{eq} is the equivalent capacitance. Thus, the total delay is:

$$t_{p-total} \approx 2 \times 0.69 \times R_{eq} \times C_{eq} \quad (3)$$

The second proposed delay cell structure is shown in Fig. 2. This structure has some differences compared to Fig. 1. In the structure of the delay cell, two flipped voltage follower consisting of a set of transistors (M5, M9, M11) and (M6, M10, M12) are used, which act as nonlinear current mirrors [26]-[28]. The nonlinearity of the current mirror leads to an arbitrary amplification of the output current.




Fig. 2: Second proposed delay cell structure using flipped voltage followers as nonlinear current mirrors with body biasing technique.

Transistor M13 acts as a current reference and CLK is applied to its gate terminal. If the voltage V_{b1} is chosen so that the transistor M9 is in the triode region, then the following relations can be presented:

$$I_1 = \frac{1}{2} \beta_5 V_{od5}^2 \quad (4)$$

$$I_2 = \beta_9 V_{od9} V_{DS9} \quad (5)$$

In the relations above $\beta = \mu_n C_{ox} \frac{W}{L}$, V_{od} represents the overdrive voltage. μ_n is electron mobility in the channel, C_{ox} is the capacitor per unit of gate area, W is the width of the transistor channel, and L is the length of the transistor channel. Assuming $\beta_5 = \beta_9$ and using the above relations, we have:

$$I_1 = \frac{I_2^2}{2 \beta_5 V_{DS9}^2} \quad (6)$$

Considering that $V_{DS9} = V_{b1} - V_{tn} - V_{od11}$ where V_{tn} is the threshold voltage, relation (6) is expressed as follows.

$$I_1 = \frac{I_2^2}{2 \beta_5 (V_{b1} - V_{tn} - \sqrt{\frac{2 I_2}{\beta_{11}}})^2} \quad (7)$$

Equation (7) shows that the relationship between I_1 and I_2 is nonlinear. Nonlinear current sources can provide a broader output current range compared to linear sources. This is attributed to the nonlinear characteristics of the circuits, enabling the output current to attain higher values under varying operating conditions.

Proposed D-FF

The D-FF structure, as depicted in Fig. 3, utilizes two

CMOS inverters and a TG. A TG is a combination of an N-MOSFET and a P-MOSFET, and it is designed to allow signals to pass through it more effectively than a single transistor.




Fig. 3: The proposed D-FF.

A TG uses both P-MOS and N-MOS transistors simultaneously. When the input is logical "1", the P-MOS turns on, and when the input is logical "0", the N-MOS turns on. This dual control allows the TG to pass both logical low (0) and high (1) signals more efficiently, unlike single transistor gates that have limitations in passing specific logic levels. The TGs are particularly useful in digital circuit designs, such as multiplexers, logic reversals, and analog-to-digital converters (ADCs), where accurate signal passing (both "1" and "0") is required. This is an innovative design for a D-FF using a transmission gate (T1) and two CMOS inverters (M1, M2 and M3, M4). Here's a detailed explanation of its operation:

The transmission gate (T1) functions as a pass switch controlled by the clock signal (CLK). When the clock is active, the transmission gate allows the input signal (IN) to propagate to the output of the first inverter. M1 and M2 form a CMOS inverter that inverts the signal coming from the transmission gate. The second inverter, formed by M3 and M4, takes the inverted signal from the first inverter and inverts it again, effectively restoring the original signal at the output (OUT). This design ensures correct latching and signal propagation, following the clock's control. Its simplicity and efficiency make it suitable for high-speed and low-power applications.

The Latch state in this circuit is achieved because, when CLK changes, the input signal (IN) only propagates to the output if the transmission gate T1 is active. If the transmission gate is not active, the circuit holds its stable state, and the output (OUT) remains constant, even if the input changes. Here are some key points about the design:

1. Simplicity and Efficiency: The design uses a relatively small number of basic components (a transmission gate and inverters), which helps reduce the circuit complexity and, consequently, lowers power

consumption. This is particularly beneficial in VLSI designs and digital systems that need power optimization.

2. Accurate Operation: The use of the transmission gate and CMOS inverters ensures stable and precise operation of the D-FF. The transmission gate acts as a switch, allowing the input to propagate to the output when the CLK signal is active. This design could be very useful in synchronous switching circuits and data transfer applications.

3. Power and Speed Benefits: Since CMOS is used for the inverters, the design naturally offers low power consumption and high speed. These features are highly valuable in applications where energy efficiency and performance are crucial.

The reduced power and delay characteristics of the D-FF directly enhance TDC precision. The Flash TDC benefits from faster response times and lower power consumption, making it suitable for high-speed, low-power applications such as time-of-flight sensors and high-frequency signal processing.

The proposed delay cell is used in the 8 bits flash time-to-digital converter as shown in Fig. 4 [31]. The elements in flash time-to-digital converter compare the input signal to the reference D-type flip-flops. Each buffer generates a delay equal to τ . The D-type flip-flop structure used in the converter is shown in Fig. 3.




Fig. 4: Flash time-to-digital converter.

Simulation Results

A series of simulations are conducted to evaluate the performance of the proposed method. The delay cells and the D-FF design are implemented in a $0.18 \mu\text{m}$ CMOS process, operating at a supply voltage of 1.8V , and are simulated using Cadence software. The transistor dimensions are as follows: the NMOS transistor has a width of $1.5\mu\text{m}$ and a length of $0.18\mu\text{m}$, while the PMOS transistor has a width of $3.6\mu\text{m}$ and a length of $0.18\mu\text{m}$.

Parametric simulation in Cadence Virtuoso is used to analyze the impact of varying circuit parameters on its performance. In this simulation, parameters such as bias voltages can be altered to observe the circuit's response. This is done using the Analog Design Environment, where parameters are defined as variables, and simulations like Monte-Carlo can be performed to evaluate the effects of

parameter variations.

Fig. 5 shows the power consumption curve of the first delay cell as well as that of another circuit without using the body biasing technique.

It can be seen from the figure that the proposed structure consumes lower power compared to the conventional structure.



Fig. 5: Power consumption of the first delay with the application of the body biasing technique and then without it.

The power consumption of the second proposed delay cell using nonlinear current sources and the body biasing technique is illustrated in Fig. 6. The nonlinear behavior is clearly evident in this figure. Additionally, the effectiveness of the body biasing technique is also apparent.




Fig. 6: Power consumption of the second delay with the application of the body biasing technique and then without it.

Monte-Carlo analysis has been performed for both proposed delay cells. The Monte-Carlo simulation of power consumption is plotted with 1000 runs. The mean power consumption of the first delay cell in the Fig. 7(a) is $104.1 \mu\text{W}$, and the variance is $3.9 \mu\text{W}$. The power consumption in the FF (-40°C) and SS (90°C) corners is $114.5 \mu\text{W}$ and $94.7 \mu\text{W}$, respectively.






Fig. 7: Monte-Carlo Simulation Histogram Showing Power Consumption Variations in the First Delay Cell. (a) TT (27°C), (b) FF (-40°C), (c) SS (90°C).

For the second delay cell, the mean and variance are $63.3 \mu\text{W}$ and $2.9 \mu\text{W}$, respectively which is shown in the Fig. 8(a).


At the FF corner (-40°C), the power consumption is $70.3 \mu\text{W}$, while at the SS corner (90°C), it is $58.2 \mu\text{W}$. The results are also summarized in Table 1. The layout of the delay cells is depicted in Fig. 9. The layout area of the first delay cell is $10\mu\text{m} \times 15\mu\text{m}$. For the second delay cell, the layout area is $11\mu\text{m} \times 17\mu\text{m}$.



(a)



(b)




(c)


Fig. 8: Monte-Carlo Simulation Histogram Showing Power Consumption Variations in the Second Delay Cell. (a) TT (27°C), (b) FF (-40°C), (c) SS (90°C).

Table 1: Monte-Carlo analysis of power consumption for the proposed delay cells

	Mean Value (μW)	Standard Deviation (μW)
First Delay Cell at TT (27°C)	104.1	3.9
First Delay Cell at FF (-40°C)	114.5	4.1
First Delay Cell at SS (90°C)	94.7	3.8
Second Delay Cell at TT (27°C)	63.3	2.9
Second Delay Cell at FF (-40°C)	70.3	3.0
Second Delay Cell at SS (90°C)	58.2	2.8




(a)



(b)

Fig. 9: Layout Design of the Delay Cells. (a) First Delay Cell, (b) Second Delay Cell.

Fig. 10 shows an example of TDC function using the first delay cell and the proposed D-FF. Since the Ref_Clock is zero on the rising edge of the input, all output values are zero.






Fig. 10: (a) Ref_Clock is zero on the rising edge of the input, (b) TDC output.

However, in Fig. 11, at the rising edge of the input, the Ref_Clock is '1', and therefore all output values are '1'. Table 2 presents the post-layout comparison parameters among the proposed TDCs and other existing circuits.




Fig. 11: (a) Ref_Clock is '1' on the rising edge of the input, (b) TDC output.

Table 2: Comparison parameters of the proposed TDCs and other existing circuits

	TDC1	TDC2	[2]	[5]	[6]	[16]	[19]
Technology	0.18 μm	0.18 μm	65 nm	65 nm	65 nm	0.35 μm	0.18 μm
Supply Voltage (V)	1.8	1.8	1.2	1.2	1.2	3.3	0.6
Bits	8	8	8	9	8	13	6
Frequency (MHz)	100	100	60	150	80	0.8	50
FOM (pJ/conv)	0.033	0.020	0.85	0.108	0.328	102.3	0.166

The proposed TDCs have better Figure of Merit (FOM) compared to the other methods. The FOM is expressed as follows [5]:

$$FOM = \frac{Power}{Freq \times 2^N} \quad (8)$$

where power represents the power consumption of the TDC, N denotes the number of bits of the TDC, and Freq refers to the operating frequency of the TDC. A lower FOM indicates better performance, as it reflects reduced power consumption for a given frequency and bit resolution. This improvement is evident in our cells, where the FOM shows a more efficient design in terms of power consumption and frequency.

Finally, the scalability of the proposed TDCs to smaller CMOS nodes, such as 65nm and 45nm, is discussed here. As the technology node shrinks, the overall power consumption can be further reduced due to lower supply voltages and smaller transistor sizes. However, challenges such as increased process variations and noise sensitivity may arise. The body bias technique, employed in our design, can help mitigate some of these issues by providing a mechanism to adjust the threshold voltage, thus improving the robustness of the TDCs in smaller nodes.

Conclusion

The power consumption in TDCs is crucial because it directly impacts the overall efficiency of electronic systems. Lower power consumption can lead to reduced energy use, better thermal management, and extended device lifespan.

On the other hand, higher power consumption can cause excessive heat and diminish the performance and reliability of the system. Therefore, achieving an optimal balance between accuracy and power consumption in TDCs is crucial for extending the lifespan of electronic devices. In this paper, designing delay cell circuits and a D-FF in a 0.18 μm CMOS process with a 1.8 V supply voltage have been presented. The power consumption of

the proposed delay cells has been reduced using body bias technique.

The proposed delay cells have been implemented in flash TDC circuits, and the results demonstrate the proper performance of the presented structures.

Author Contributions

Conceptualization and design, M. Khoshnoud; formal analysis, M. Khoshnoud; software, M. Khoshnoud; investigation, S. M. Anisheh.; writing—original draft preparation, M. Khoshnoud; writing—review and editing, S. M. Anisheh. supervision, S. M. Anisheh, and M. Radmehr.

Conflict of Interest

The authors have disclosed that there are no potential conflicts of interest related to the publication of this work.

Acknowledgment

The authors would like to also express their gratitude to Dr. Hadi Dehbovid (hadi.dehbovid@iau.ac.ir), for his technical assistance and support, and for useful discussions and hints.

Funding

This research received no external funding.

Abbreviations

<i>TDC</i>	Time-to-Digital Converter
<i>D-FF</i>	D Flip-Flop
<i>TG</i>	Transmission Gate
<i>FoM</i>	Figure of Merit
<i>TMSP</i>	Time-Mode Signal Processing
<i>VTC</i>	Voltage-to-Time Converter
<i>TVC</i>	Time-to-Voltage Converter
<i>DTC</i>	Digital-to-Time Converter
<i>PET</i>	Positron Emission Tomography
<i>TOF</i>	Time-of-Flight
<i>ADC</i>	Analog-to-Digital Converter
<i>TA</i>	Time Amplifier
<i>SAR ADC</i>	Successive Approximation Analog-to-Digital Converter

References

- [1] M. R. B. Wagner, D. Vogrig, P. Villoresi, G. Vallone, A. Stanco, "A time-to-digital converter with steady calibration through single-photon detection," arXiv:2406.01293, 2024.
- [2] M. Lui, B. Wang, Y. Xi, C. Zhang, "A 1.3mW 8-bit Two-step Time-to-digital converter," in Proc. 2021 9th International Symposium on Next Generation Electronics (ISNE): 1-4, 2021.
- [3] S. Carrier et al., "Towards a multi-pixel photon-to-digital converter for time-bin quantum key distribution," Sensors, 23(7): 3376, 2023.
- [4] H. Dehbovid, H. Adarang, M. B. Tavakoli, "Nonlinear analysis of VCO jitter generation using Volterra series," COMPEL – Int. J. Comput. Math. Electr. Electron. Eng., 37(2): 755-771, 2018.
- [5] A. Hamza, S. Ibrahim, M. El-Nozahi, M. Dessouky, "A low-power, 9-Bit, 1.2 ps resolution two-step time-to-digital converter in 65 nm CMOS," in Proc. 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS): 1-4, 2015.
- [6] B. Kim, H. Kim, C. H. Kim, "An 8bit, 2.6ps two-step TDC in 65nm CMOS employing a switched ring-oscillator based time amplifier," in Proc. IEEE Custom Integrated Circuits Conference (CICC), 2015.
- [7] R. Mahima, D. Muralidharan, "A low power vernier Time-To-Digital converter using adiabatic logic," in Proc. 2017 International Conference on Networks & Advances in Computational Technologies (NetACT): 90-94, 2017.
- [8] P. Teichmann, Adiabatic Logic, Future Trend and System Level Perspective, Springer, Dordrecht, Netherlands, 2011.
- [9] D. Patel, Dr. S. R. P. Sinha, M. Shree, "Adiabatic logic circuits for low power VLSI applications," Int. J. Sci. Res. (IJSR), 5(4): 1585-1589, 2016.
- [10] H. Saxena, Akansha, V. Chaudhary, "Low power adiabatic logic circuits analysis," Int. J. Adv. Res. Sci. Eng. (IJARSE), 2(5): 84-93, 2013.
- [11] M. Sanadhy, M. Vinoth Kumar, "Recent development in efficient adiabatic logic circuits and power analysis with CMOS logic," Procedia Comput. Sci., 57: 1299-1307, 2015.
- [12] N. R. Patel, S. K. Hadia, "Adiabatic logic for low power application using design 180nm technology," Int. J. Comput. Trends Technol. (IJCTT), 4(4): 800-804, 2013.
- [13] M. Kim, K. S. Son, N. Kim, C. H. Rho, J. K. Kang, "A two-step time-to-digital converter using ring oscillator time amplifier," in Proc. 2018 International SoC Design Conference (ISOCC): 143-144, 2018.
- [14] N. Andersson, M. Vesterbacka, "A Vernier time-to-digital converter with delay latch chain architecture," IEEE Trans. Circuits Syst. II-Exp. Briefs, 61(10): 773-777, 2014.
- [15] M. M. Z. Xu, A. Matsuzawa, "Picosecond resolution time-to-digital converter using gm-C integrator and SAR-ADC," IEEE Trans. Nucl. Sci., 61(2): 852-859, 2014.
- [16] P. Keränen, J. Kostamovaara, "A wide range, 4.2 ps (rms) precision cmos tdc with cyclic interpolators based on switched-frequency ring oscillators," IEEE Trans. Circuits Syst. I- Reg. Papers, 62(12): 2795 - 2805, 2015.
- [17] V. N. Nguyen, J. W. Lee, "A low power two-step cyclic time-to-digital converter without startup time error in 180 nm CMOS," in Proc. 2018 2nd International Conference on Recent Advances in Signal Processing, Telecommunications & Computing (SigTelCom): 116-120., 2018.
- [18] D. Genschow, "A time to digital converter for use in ultra wide band Radar sensor nodes," in Proc. 2015 IEEE Topical Conference on Wireless Sensors and Sensor Networks (WiSNet): 38-40, 2015.
- [19] A. R. Palaniappan, L. Siek, "A 0.6 V, 1.74 ps Resolution capacitively boosted time-to-digital converter in 180 nm CMOS," in Proc. 2019 IEEE International Symposium on Circuits and Systems (ISCAS): 1-4, 2019.
- [20] M. Kim, H. Lee, J.-K. Woo, N. Xing, M. O. Kim, S. Kim, "A low-cost and low-power time-to-digital converter using triple-slope time stretching," IEEE Trans. Circuits Syst. II Express Briefs, 58(3): 169-173, 2011.

- [21] K. H. Cheng, C. C. Hu, J. C. Liu, H. Y. Huang, "A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop," in Proc. 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems: 285-88, 2010.
- [22] M. Fathi, S. Sheikhaei, "A SAR ADC based time-to-digital converter in CMOS technology," in Proc. 2020 28th Iranian Conference on Electrical Engineering (ICEE): 1-5, 2020.
- [23] D. Koscienik, M. Miskowicz, J. Szyduczynski, D. Rzepka, "Optimizing time-to-digital converter architecture for successive approximation time measurements," in Proc. 2013 IEEE Nordic-Mediterranean Workshop on Time-to-Digital Converters (NoMe TDC): 1-8, 2013.
- [24] Y. C. Lin, H. W. Tsao, "A high-speed high-accuracy voltage-to-time-difference converter for time domain analog-to-digital converters," in Proc. 2015 IEEE International Symposium on Circuits and Systems (ISCAS): 2285-2288, 2015.
- [25] M. Santos, N. Horta, J. Guilherme, "An 8bit logarithmic AD converter Using cross-coupled inverters and a time-to-digital converter," in Proc. 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME): 1-4, 2016.
- [26] S. M. Anisheh, H. Abbasizadeh, H. Shamsi, C. Dadkhah, K. Y. Lee, "98-dB gain class-AB OTA with 100 pF load capacitor in 180-nm digital CMOS process," IEEE Access, 7: 17772-17779, 2019.
- [27] S. M. Anisheh, H. Abbasizadeh, H. Shamsi, C. Dadkhah, K. Y. Lee, "A 84 dB DC-Gain Two-Stage Class-AB OTA," IET Circuits Devices Syst., 13(5): 614-621, 2019.
- [28] S. Ghorbanzadeh, H. Dehbovid, A. Ghorbani, M. Abedi Pahnekola, "Two-stage class-AB OTA with improved specifications," Analog Integr. Circuits Signal Process., 111(2): 159-168, 2022.
- [29] R. J. Baker, CMOS: Circuit Design, Layout, and Simulation, 4th ed. Hoboken, NJ: Wiley-Blackwell, 2019.
- [30] J. Eusébio, L. B. Oliveira, L. M. Pires, J. P. Oliveira, "A 0.5 V ultra-low power quadrature ring oscillator," Technological Innovation for Collective Awareness Systems, Berlin, Heidelberg: Springer Berlin Heidelberg, pp. 575-581, 2014.
- [31] S. Gupta, N. Saxena, "Design of a power efficient D-flip flop using AVL technique," Eur. J. Adv. Eng. Technol., 2(12): 75-78, 2015.

Biographies



Mostafa Khoshnoud is Ph.D. student in Electrical Engineering (Electronics), Islamic Azad University, Sari Branch, Iran, with research interests in linear integrated circuits, operational amplifiers, and noise.

- Email: mostafa_khoshnoud@yahoo.com
- ORCID: [0009-0008-9403-3394](https://orcid.org/0009-0008-9403-3394)
- Web of Science Researcher ID: NA
- Scopus Author ID: NA
- Homepage: NA



Seyed Mahmoud Anisheh received the Ph.D. degree in Electrical Engineering (Electronics) from K.N. Toosi University of Technology, Tehran, Iran in 2017. His research interests include high performance Op-Amps, automatic analog circuit layout generation, RFIC, and signal processing.

- Email: s.m.anisheh@ee.kntu.ac.ir
- ORCID: [0000-0003-0982-8608](https://orcid.org/0000-0003-0982-8608)
- Web of Science Researcher ID: MFK-3141-2025
- Scopus Author ID: NA
- Homepage: NA



Mehdi Radmehr was born in 1974 and received the B.Sc., M.Sc., and Ph.D. degrees in Electrical Engineering from University of Tehran, Tarbiat Modares, and Islamic Azad University, Science and Research campus, Tehran, Iran, in 1996, 1998, and 2006 respectively. He is a specializing in power electronics, motor drives and power quality. He has worked for Mazandaran Wood and Paper Industries as an advisor since 1997 before starting his Ph.D. study. He has joined the scientific staff of Islamic Azad University, Sari branch since 1998.

- Email: maradmehr@gmail.com
- ORCID: [0000-0003-1678-9758](https://orcid.org/0000-0003-1678-9758)
- Web of Science Researcher ID: NA
- Scopus Author ID: NA
- Homepage: NA