Document Type: Original Research Paper


1 Department of Electrical Engineering, Mahshahr Branch, Islamic Azad University, Mahshahr, Iran.

2 Department of Electrical Engineering, Faculty of Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran.


Background and Objectives: Beside acceptable performance, power consumption and chip area are important issues in embedded systems that should be taken into consideration.
Methods: In this paper, a novel continuous-time 1-1 MASH ∆∑ Time-to-digital converter (TDC) is presented. Since the proposed design utilizes 12-bit quantizer based on Gated Switched-Ring Oscillator (GSRO) for both stages, it has been implemented all-digitally. By using a novel structure, only one multi-bit counter is employed for both stages, therefore the required hardware for implementation of this work is much less than conventional TDCs. As a result, complexity, chip area and power consumption would decrease considerably.
Results: We implemented the proposed design prototype on an Altera Stratix IV FPGA board. Measured results demonstrate that although this work uses less complex architecture in comparison with previous works, it provides appropriate performance such as 60.7 dB SNR within 8 MHz signal bandwidth at 400 MHz sampling rate while consuming 2.79 mW.
Conclusion: Experimental results reveals suitability of the proposed TDC to be incorporated in fast and accurate applications such as ADPLLs and high-resolution photoacoustic tomography. Also, by adjusting the proposed novel structure with more stages higher order of noise-shaping can be attained to enhance SNR and time-resolution further.


Main Subjects

[1] M. R. Nasiriavanaki et al., “High-resolution photoacoustic tomography of resting-state functional connectivity in the mouse brain,” PNAS, Vol. 111, No. 1, pp. 21–26, Jan. 2014.

[2] V. Nguyen, D. Duong, Y. Chung, and J.W. Lee, “A Cyclic Vernier Two-Step TDC for High Input Range Time-of-Flight Sensor Using Startup Time Correction Technique,” Sensors, Vol. 18, No. 11, 3948, Nov. 2018.

[3] A. Hussein, S. Vasadi, and J. Paramesh, “A 50–66-GHz Phase-Domain Digital Frequency Synthesizer with Low Phase Noise and Low Fractional Spurs,” IEEE J. Solid State Circuits, Vol. 52, No. 12, pp. 3329–3347, Dec. 2017.

[4] S. Mahdavi, “A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology,” J. Elec. Comput. Eng. Innov., Vol. 5, No. 2, pp. 121-130, 2017.

[5] N. Yan, L. Ma, Y. Xu, S. Chen, X. Liu, J. Xiang, and H. Min, “A Low Power All-Digital PLL With -40dBc In-Band Fractional Spur Suppression for NB-IoT Applications,” IEEE Access, Vol. 7, pp. 7897-7904, Dec. 2018.

[6] P. Lu, Y. Wu, and P. Andreani, “A 2.2-ps Two-Dimensional Gated-Vernier Time-to-Digital Converter with Digital Calibration,” IEEE Trans. Circuits Syst. II Express Briefs, Vol. 63, No. 11, pp. 1019–1023, March 2016.

[7] W. Yu et al., “A time-domain high-order MASH ADC using voltage-controlled gated-ring oscillator,” IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 60, No.4, pp. 856–866, Apr. 2013.

[8] J. S. Kim et al., “A 300-MS/s, 1.76-ps-resolution, 10-b asynchronous pipelined time-to-digital converter with on-chip digital background calibration in 0.13-m CMOS,” IEEE J. Solid-State Circuits, Vol. 48, No. 2, pp. 516–526, Feb. 2013.

[9] K.S. Kim et al., “A 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier,” IEEE J. Solid-State Circuits, Vol. 48, No. 4, pp. 1009-1017, Apr. 2013.

[10] K.S. Kim et al., “A 9 b, 1.12 ps resolution 2.5 b/stage pipelined time-to-digital converter in 65 nm CMOS using time-register,” IEEE J. Solid-State Circuits, Vol. 49, No.4, pp. 1007–1016, Jan. 2014.

[11] Y. H. Seo et al., “A 1.25 ps resolution 8 b cyclic TDC in 0.13 CMOS,” IEEE J. Solid-State Circuits, Vol. 47, No. 3, pp. 736–743, Mar. 2012.

[12] H. Chung et al., “A 10-Bit 80-MS/s decision-select successive approximation TDC in 65 nm CMOS,” IEEE J. Solid-State Circuits, Vol. 47, No. 5, pp. 1232–1241, May 2012.

[13] S. Samadigorji, B. Zakeri, M. R. Zahabi, “A-New-Closed-form-Mathematical-Approach-to-Achieve Minimum Phase Noise in Frequency Synthesizers,” J. Elec. Comput. Eng. Innov., Vol. 2, No. 1, pp. 7-13, 2014.

[14] M. Gande et al., “A 71 dB dynamic range third-order TDC using charge-pump,” in Proc. IEEE Symp. on VLSI Circuits (VLSIC), Honolulu, HI, USA, Jun. 2012.

[15] B. Young et al., “A 2.4 ps resolution 2.1 mW second-order noiseshaped time-to-digital converter with 3.2 ns range in 1 MHz bandwidth,” in Proc. IEEE custom integrated circuits conference (CICC), San Jose, CA, USA, Sep. 2010.

[16] M. Z. Straayer et al., “A multi-path gated ring oscillator TDC with first-order noise shaping,” IEEE J. Solid-State Circuits, Vol. 44, No. 4, pp. 1089–1098, Apr. 2009.

[17] A. Elshazly et al., “A 13 b 315 fsrms 2 mW 500 MS/s 1 MHz bandwidth highly digital time-to-digital converter using switched ring oscillators,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, San Francisco, CA, USA, Feb. 2012.

[18] T. Konishi et al., “A 61-dB SNDR 700 second-order all-digital TDC with low-jitter frequency shift oscillator and dynamic flipflops,” in Proc. IEEE Symp. on VLSI Circuits (VLSIC) Dig. Tech. Papers, Honolulu, HI, USA, Jun. 2012.

[19] W. Yu, K. S. Kim, and S. H. Cho, “A 148 fsrms integrated noise 4 MHz bandwidth second-order ∆∑ time-to-digital converter with gated switched-ring oscillator,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, No. 8, pp. 2281–2289, Aug. 2014.

[20] W. Yu, J. W. Kim, K. S. Kim, and S. H. Cho, “A Time-domain High-order MASH ∆∑ ADC using Voltage-Controlled Gated-Ring Oscillator,” IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 60, No. 4, pp. 856–866, Aug. 2013.

[21] W. Yu, K. S. Kim, and S. H. Cho, “A 0.22 psrms Integrated Noise 15 MHz Bandwidth Fourth-Order ΔΣ Time-to-Digital Converter Using Time-Domain Error-Feedback Filter,” IEEE Journal of solid-state circuits, Vol. 50, No. 5, pp. 1251–1262, May 2015.

[22] A. Mouri Zadeh Khaki, E. Farshidi, S. H. MD Ali, and M. Othman, “An FPGA-Based 16-Bit Continuous-Time 1-1 MASH ∆∑ TDC Employing Multirating Technique,” Electronics MDPI, Vol. 8, No. 11, 1285, Nov. 2019.

[23] S.T. Chandrasekaran, A. Jayaraj, M. Danesh, and A. Sanyal, “A Highly Digital Second-Order Oversampling TDC,” IEEE Solid State Circuits Letters, Vol. 1, No. 5, pp. 114–117, Oct. 2018.

[24] Q. Liu, A. Edward, D. Zhou, and J. Silva-Martinez, “A Continuous-Time MASH 1-1-1 Delta–Sigma Modulator with FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 26, No. 4, pp. 756–767, April 2018.

[25] M.B. Dayanik, D. Weyer, and M.P. Flynn, “A 5GS/s 156MHz BW 70dB DR continuous-time sigma-delta modulator with time-interleaved reference data-weighted averaging,” In Proc. Symposium on VLSI Circuits (VLSIC), Kyoto, Japan, 2017.

[26] A. Edward, Q. Liu, C. Briseno-Vidrios, M. Kinyua, E.G. Soenen, A.I. Karşılayan, and J. Silva-Martinez, “A 43-mW MASH 2-2 CT PD Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS,” IEEE J. Solid State Circuits, Vol. 52, No. 2, pp. 448–459, Feb. 2017.

[27] H. Li, L. Breyne, J. Van Kerrebrouck, M. Verplaetse, C.Y. Wu, P. Demeester, and G. Torfs, “A 21-GS/s Single-Bit Second-Order Delta–Sigma Modulator for FPGAs,” IEEE Trans. Circuits Syst. II Express Briefs, Vol. 66, No. 3, pp. 482–486, March 2019.

[28] M. Z. Straayer, “Noise shaping techniques for analog and time to digital converters using voltage controlled oscillators,” Ph.D. dissertation, MIT, Cambridge, MA, 2008.

[29] J. Kim et al., “Analysis and design of voltage-controlled oscillator based analog-to-digital converter,” IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 57, No. 1, pp. 18–30, Jan. 2010.