Document Type : Original Research Paper

Authors

1 Department of Electrical Engineering, Se.C., Islamic Azad University, Semnan, Iran.

2 Department of Electrical Engineering, No.C., Islamic Azad University, Noor, Iran.

Abstract

Background and Objectives: This research aims to optimize component placement in integrated systems using evolutionary algorithms. The primary goal is to generate a compact floorplan while satisfying design constraints, particularly in analog circuits where symmetry and proximity constraints are critical to minimizing coupling interference and enhancing performance. The study proposes using a convolutional neural network (CNN) to extract these placement constraints, with its parameters optimized via the non-dominated sorting genetic algorithm III (NSGA-III). Additionally, a hybrid routing approach combining simulated annealing (SA) and NSGA-III is introduced to improve routing efficiency through multi-objective optimization.
Methods: The placement constraints, including symmetry and proximity requirements, are extracted using a CNN, whose parameters are optimized by NSGA-III. For routing, a hybrid approach is employed where SA generates initial routing solutions, which are then refined by NSGA-III for multi-objective optimization. The proposed method is implemented on a two-stage recycling folded cascade (RFC) amplifier in 0.18μm CMOS technology with a 1.8V supply voltage. A dedicated MATLAB toolbox is developed to facilitate placement while adhering to design rules using optimization algorithms.
Results: Simulation results confirm the effectiveness of the proposed methodology, demonstrating optimized placement and routing with improved circuit performance. The combination of CNN and NSGA-III successfully generates a compact and efficient layout, while the hybrid routing approach (SA + NSGA-III) enhances the routing process. The RFC amplifier case study shows better utilization of physical resources and performance improvements, validating the method's efficiency.
Conclusion: This study demonstrates that the proposed method, integrating evolutionary algorithms and CNN, effectively optimizes placement and routing in integrated systems. The CNN-based constraint extraction and NSGA-III optimization enable compact layouts, while the hybrid routing approach improves multi-objective optimization. Simulations on the RFC amplifier confirm enhanced circuit performance and resource utilization. This method offers significant advantages over traditional approaches and is applicable to complex and industrial designs.

Keywords

Main Subjects


LETTERS TO EDITOR

Journal of Electrical and Computer Engineering Innovations (JECEI) welcomes letters to the editor for the post-publication discussions and corrections which allows debate post publication on its site, through the Letters to Editor. Letters pertaining to manuscript published in JECEI should be sent to the editorial office of JECEI within three months of either online publication or before printed publication, except for critiques of original research. Following points are to be considering before sending the letters (comments) to the editor.


[1] Letters that include statements of statistics, facts, research, or theories should include appropriate references, although more than three are discouraged.

[2] Letters that are personal attacks on an author rather than thoughtful criticism of the author’s ideas will not be considered for publication.

[3] Letters can be no more than 300 words in length.

[4] Letter writers should include a statement at the beginning of the letter stating that it is being submitted either for publication or not.

[5] Anonymous letters will not be considered.

[6] Letter writers must include their city and state of residence or work.

[7] Letters will be edited for clarity and length.

CAPTCHA Image