Document Type : Original Research Paper


1 Department of Electrical and Computer Engineering University of Birjand Birjand, Iran

2 Department of Electrical and Computer Engineering University of Birjand, Birjand, Iran


Background and Objectives: Today, the use of methods derived from Reinforcement learning-based approaches, due to their powerful in learning and extracting optimal/desirable solutions to various problems, shows a significant wideness and success. This paper presents the application of reinforcement learning in automatic analog integrated circuit design.
Methods: In this work, the multi-objective approach by learning automata is evaluated for accommodating required functionalities and performance specifications considering optimal minimizing the MOSFETs area and power consumption for two famous CMOS op-amps.
Results: The performance of the circuits is evaluated through HSPICE and the approach is implemented in MATLAB, so a combination of MATLAB and HSPICE is performed. The two-stage and single-ended folded-cascode op-amps are designed in 0.25μm and 0.18μm CMOS technologies, respectively.
According to the simulation results, a power of 560.42  and an area of 72.825  are obtained for a two-stage CMOS op-amp, and also a power of 214.15  and an area of 13.76  are obtained for a single-ended folded-cascode op-amp. In addition, in terms of total optimality index, MOLA for both cases has the best performance between the applied methods, and other research works with values of -25.683 and -34.162 dB, respectively.
Conclusion: The results shown the ability of the proposed method to optimize aforementioned objectives, compared with three multi-objective well-known algorithms.

©2018 The author(s). This is an open access article distributed under the terms of the Creative Commons Attribution (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, as long as the original authors and source are cited. No permission is required from the authors or the publishers.


Main Subjects


Journal of Electrical and Computer Engineering Innovations (JECEI) welcomes letters to the editor for the post-publication discussions and corrections which allows debate post publication on its site, through the Letters to Editor. Letters pertaining to manuscript published in JECEI should be sent to the editorial office of JECEI within three months of either online publication or before printed publication, except for critiques of original research. Following points are to be considering before sending the letters (comments) to the editor.

[1] Letters that include statements of statistics, facts, research, or theories should include appropriate references, although more than three are discouraged.

[2] Letters that are personal attacks on an author rather than thoughtful criticism of the author’s ideas will not be considered for publication.

[3] Letters can be no more than 300 words in length.

[4] Letter writers should include a statement at the beginning of the letter stating that it is being submitted either for publication or not.

[5] Anonymous letters will not be considered.

[6] Letter writers must include their city and state of residence or work.

[7] Letters will be edited for clarity and length.