Improvement of Tunnel Field Effect Transistor Performance Using Auxiliary Gate and Retrograde Doping in the Channel

Karbalaei, M.; Dideban, D.; Moezi, N.

doi:10.22061/jecei.2019.5739.252

Document Type : Original Research Paper

Authors

¹ Institute of nanoscience and nanotechnology, University of Kashan, Kashan, Iran.

² Department of Electrical and Computer Engineering, University of Kashan, Kashan, Iran

³ Department of Electronics, Technical and Vocational University, Kashan, Iran

https://doi.org/10.22061/jecei.2019.5739.252

Abstract

Background and Objectives: In this work, a dual workfunction gate-source pocket-retrograde doping-tunnel field effect transistor (DWG SP RD-TFET) is proposed and investigated.
Methods: The dual workfunction gate-source pocket-retrograde doping-tunnel field effect transistor is a Silicon-channel TFET with two isolated metal gates (main gate and auxiliary gate) and a source pocket in the channel close to the source-channel junction to increase the carrier tunneling rate.
Results: For further enhancement in the tunneling rate, source doping near the source-channel junction, i.e., underneath the auxiliary gate is heavily doped to create more band bending in energy band diagram. Retrograde doping in the channel along with auxiliary gate over the source region also improve device subthreshold swing and leakage current. Based on our simulation results, excellent electrical characteristics with ION/IOFF ratio > 109, point subthreshold swing (SS) of 6 mV/dec and high gm/ID ratio at room temperature shows that this tunneling FET can be a promising device for low power applications
Conclusion: In order to increase the ON-current in this device, we utilized several methods including incorporation of high-K material in top oxide, source pocket in channel and a thin auxiliary gate with high workfunction over the source region. Incorporating auxiliary gate over the source also caused a barrier formation in the energy band diagram profile of this device which it leds electron concentration in the channel, subthreshold swing and OFF-current to be reduced.

Keywords

20.1001.1.23223952.2019.7.1.4.6

Main Subjects

Semiconductor Devices

Open Access

This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit: http://creativecommons.org/licenses/by/4.0/

Publisher’s Note

JECEI Publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Publisher

Shahid Rajaee Teacher Training University

References

[1] N. S. Shahraki, S. H. Zahiri, “Low-Area/Low-Power CMOS Op-Amps design based on total optimality index using reinforcement learning approach,” Journal of Electrical and Computer Engineering Innovations, 6(2): 193-208, 2018.

[2] M. Shaveisi, A. Rezaei, “Performance analysis of reversible sequential circuits based on carbon nanotube field effect transistors (CNTFETs),” Journal of Electrical and Computer Engineering Innovations, 6(2): 167-178, 2018.

[3] W. Y. Choi, H. K. Lee, “Demonstration of hetero-gate-dielectric tunneling field-effect transistors (HG TFETs),” Nano convergence, 3(13): 1-15, 2016.

[4] P. Jain, V. Prabhat, B. Ghosh, “Dual metal-double gate tunnel field effect transistor with mono/hetero dielectric gate material,” Journal of Computational Electronics, 14(2): 537-542, 2015.

[5] Y. Taur, E. J. Nowak, “CMOS devices below 0.1 /spl mu/m: how high will performance go?” in Proc. International Electron Devices Meeting. IEDM Technical Digest: 215-218, 1997.

[6] R. Jhaveri, V. Nagavarapu, and J. C. Woo, “Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor,” IEEE Transactions on Electron Devices, 58(1): 80-86, 2011.

[7] C.-M. Kyung, Nano Devices and Circuit Techniques for Low-Energy Applications and Energy Harvesting, Springer, 2015.

[8] J. K. Mamidala, R. Vishnoi, P. Pandey, Tunnel Field-Effect Transistors (TFET): Modelling and Simulation, John Wiley & Sons, 2016.

[9] K. Gopalakrishnan, P. B. Griffin, J. D. Plummer, “I-MOS: A novel semiconductor device with a subthreshold slope lower than kT/q,” in Proc. Digest. International Electron Devices Meeting): 289-292, 2002.

[10] H. Kam, D. T. Lee, R. T. Howe, T.-J. King, “A new nano-electro-mechanical field effect transistor (NEMFET) design for low-power electronics,” in Proc. IEEE International Electron Devices Meeting: 463-466, 2005.

[11] G. Zhou, Y. Lu, R. Li, Q. Zhang, W. S. Hwang, Q. Liu, T. Vasen. C. Chen, H. Zhu, J.M Kuo, S. Koswatta, T. Kosel, M. Wistey, P. Fay, A. Seabaugh, H. Xing, “Vertical InGaAs/InP tunnel FETs with tunneling normal to the gate,” IEEE Electron Device Letters, 32(11): 1516-1518, 2011.

[12] D. S. Yadav, D. Sharma, B. R. Raad, V. Bajaj, “Dual workfunction hetero gate dielectric tunnel field-effect transistor performance analysis,” in Proc. International Conference on Advanced Communication Control and Computing Technologies (ICACCCT): 26-29, 2016.

[13] W. Y. Choi, W. Lee, “Hetero-gate-dielectric tunneling field-effect transistors,” IEEE Transactions on Electron Devices, 57(9): 2317-2319, 2010.

[14] M. Shirazi, A. Hassanzadeh, “Design of a low voltage low power self-biased OTA using independent gate FinF ET and PTM models,” AEU-International Journal of Electronics and Communications, 82: 136-144, 2017.

[15] A. Es-Sakhi, M. Chowdhury, “Analysis of device capacitance and subthreshold behavior of Tri-gate SOI FinFET,” Microelectronics Journal, 62: 30-37, 2017.

[16] N. B. Bousari, M. K. Anvarifard, S. Haji-Nasiri, “Improving the Electrical Characteristics of Nanoscale Triple-Gate Junctionless FinFET Using Gate Oxide Engineering,” AEU-International Journal of Electronics and Communications, 108: 226-234, 2019.

[17] Q. Zhang, W. Zhao, A. Seabaugh, “Low-subthreshold-swing tunnel transistors” IEEE Electron Device Letters, 27: 297-300, 2006.

[18] W. Y. Choi, B.-G. Park, J. D. Lee, T.-J. K. Liu, “Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec,” IEEE Electron Device Letters, 28: 743-745, 2007.

[19] F. Balestra, “Tunnel FETs for ultra low power nanoscale devices,”.

[20] J. Cao, J. Park, F. Triozon, M. G. Pala, A. Cresti, “Simulation of 2D material-based tunnel field-effect transistors: planar vs. vertical architectures,”.

[21] Y. Lv, W. Qin, C. Wang, L. Liao, X. Liu, “Recent advances in low-dimensional heterojunction-based tunnel field effect transistors,” Advanced Electronic Materials, 5: 1-15, 2019.

[22] R. N. Sajjad, U. Radhakrishna, D. A. Antoniadis, "A tunnel FET compact model including non-idealities with verilog implementation,” Solid-State Electronics, 150: 16-22, 2018.

[23] A. Shaker, M. El Sabbagh, M. M. El-Banna, “Influence of drain doping engineering on the ambipolar conduction and high-frequency performance of TFETs,” IEEE Transactions on Electron Devices, 64: 3541-3547, 2017.

[24] S. Garg, S. Saurabh, “Suppression of ambipolar current in tunnel FETs using drain-pocket: Proposal and analysis,” Superlattices and Microstructures, 113: 261-270, 2018.

[25] K. Boucart, A. M. Ionescu, “Length scaling of the double gate tunnel FET with a high-k gate dielectric,” Solid-State Electronics, 51(11): 1500-1507, 2007.

[26] J. Knoch, S. Mantl, J. Appenzeller, “Impact of the dimensionality on the performance of tunneling FETs: Bulk versus one-dimensional devices,” Solid-State Electronics, 51(4): 572-578, 2007.

[27] S. Garg, S. Saurabh, “Improving the scalability of SOI-Based tunnel FETs using ground plane in buried oxide,” IEEE Journal of the Electron Devices Society, 7: 435-443, 2019.

[28] J.-S. Jang, W.-Y. Choi, “Ambipolarity factor of tunneling field-effect transistors (TFETs),” JSTS: Journal of Semiconductor Technology and Science, 11(4): 272-277, 2011.

[29] T. Krishnamohan, D. Kim, S. Raghunathan, K. Saraswat, “Double-Gate strained-ge heterostructure tunneling FET (TFET) with record high drive currents and ≪60mV/dec subthreshold slope,” in Proc. IEEE International Electron Devices Meeting: 1-3, 2008.

[30] N. Dagtekin, A. M. Ionescu, “Impact of super-linear onset, off-region due to uni-directional conductance and dominant cgd on performance of TFET-based circuits,” IEEE Journal of the Electron Devices Society, 3(3): 233-239, 2014.

[31] “International Technology Roadmap for Semiconductors 2.0”.

[32] S. Saurabh, M. J. Kumar, “Impact of strain on drain current and threshold voltage of nanoscale double gate tunnel field effect transistor: Theoretical investigation and analysis,” Japanese Journal of Applied Physics, 48(6): 1-7, 2009.

[33] D. B. Abdi, M. J. Kumar, “In-built N+ pocket pnpn tunnel field-effect transistor,” IEEE Electron Device Letters, 35(12): 1170-1172, 2014.

[34] M. Karbalaei, D. Dideban, “A novel silicon on insulator MOSFET with an embedded heat pass path and source side channel doping,” Superlattices and Microstructures, 90): 53-67, 2016.

[35] D. S. Atlas, Atlas user’s manual. Silvaco International Software, Santa Clara, CA, USA, 2016.

[36] C. Anghel, A. Gupta, A. Amara, A. Vladimirescu, “30-nm tunnel FET with improved performance and reduced ambipolar current,” IEEE Transactions on Electron Devices, 58(6): 1649-1654, 2011.

[37] Y. Taur, T. H. Ning, Fundamentals of modern VLSI devices: Cambridge university press, 2013.

[38] J.-P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI: Materials to VLSI, Springer Science & Business Media, 2004.

[39] H. L. Skriver, N. Rosengaard, “Surface energy and work function of elemental metals,” Physical Review B, 46(11): 7157-7168, 1992.

[40] B. Dorostkar, S. Marjani, “DC analysis of pnpn tunneling field-effect transistor based on In0.35Ga0.65As,” HOLOS, 1: 288-296, 2018.

[41] H. Nam, M. H. Cho, C. Shin, “Symmetric tunnel field-effect transistor (S-TFET),” Current Applied Physics, 15(2): 71-77, 2015.

[42] K. M. Choi, W. Y. Choi, “Work-function variation effects of tunneling field-effect transistors (TFETs),” IEEE Electron Device Letters, 34(8): 942-944, 2013.

LETTERS TO EDITOR

Journal of Electrical and Computer Engineering Innovations (JECEI) welcomes letters to the editor for the post-publication discussions and corrections which allows debate post publication on its site, through the Letters to Editor. Letters pertaining to manuscript published in JECEI should be sent to the editorial office of JECEI within three months of either online publication or before printed publication, except for critiques of original research. Following points are to be considering before sending the letters (comments) to the editor.

[1] Letters that include statements of statistics, facts, research, or theories should include appropriate references, although more than three are discouraged.

[2] Letters that are personal attacks on an author rather than thoughtful criticism of the author’s ideas will not be considered for publication.

[3] Letters can be no more than 300 words in length.

[4] Letter writers should include a statement at the beginning of the letter stating that it is being submitted either for publication or not.

[5] Anonymous letters will not be considered.

[6] Letter writers must include their city and state of residence or work.

[7] Letters will be edited for clarity and length.

Name *

Email Address *

Affiliation *

Comments *

Security Code *

Journal of Electrical and Computer Engineering Innovations (JECEI)

Improvement of Tunnel Field Effect Transistor Performance Using Auxiliary Gate and Retrograde Doping in the Channel

References

References

Send comment about this article

Volume 7, Issue 1
January 2019
Pages 27-33

Improvement of Tunnel Field Effect Transistor Performance Using Auxiliary Gate and Retrograde Doping in the Channel

References

References

Send comment about this article

Volume 7, Issue 1January 2019Pages 27-33

Volume 7, Issue 1
January 2019
Pages 27-33