Document Type : Original Research Paper

Author

Department of Electrical Engineering, Kermanshah Branch, Islamic Azad University, Kermanshah, Iran

Abstract

Background and Objectives: Universal NOR gate is one of the most important gates in digital design. The all-optical NOR gate can be designed using photonic crystals. These types of gates have a small size and can be integrated.
Methods: In this paper, an optical NOR gate is designed based on 2D photonic crystals. A square lattice has been used to design this structure. This logic gate has two main inputs, a bias input and an output. Because the output of the NOR gate must be “1” for zero inputs, a bias input is required. A combination of linear and point defects has also been used to create waveguides.
Results: One of the characteristics of this structure is its small size for use in optical integrated circuits. The use of a small number and simple point defects makes the design of this gate easier. The obtained delay time for this gate is 0.06ps. Due to these features, this gate can be used in high-speed optical integrated circuits.
Conclusion: In this paper, an all-optical NOR logic gate is designed and simulated using photonic crystals. The use of a small number of point defects has reduced the delay time of this gate. The proposed NOR gate can be used in high-speed optical integrated circuits.

Keywords

Main Subjects

Open Access

This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article’s Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article’s Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit: http://creativecommons.org/licenses/by/4.0/

 

Publisher’s Note

JECEI Publisher remains neutral with regard to jurisdictional claims in published maps and institutional afflictions.

 

Publisher


LETTERS TO EDITOR

Journal of Electrical and Computer Engineering Innovations (JECEI) welcomes letters to the editor for the post-publication discussions and corrections which allows debate post publication on its site, through the Letters to Editor. Letters pertaining to manuscript published in JECEI should be sent to the editorial office of JECEI within three months of either online publication or before printed publication, except for critiques of original research. Following points are to be considering before sending the letters (comments) to the editor.


[1] Letters that include statements of statistics, facts, research, or theories should include appropriate references, although more than three are discouraged.

[2] Letters that are personal attacks on an author rather than thoughtful criticism of the author’s ideas will not be considered for publication.

[3] Letters can be no more than 300 words in length.

[4] Letter writers should include a statement at the beginning of the letter stating that it is being submitted either for publication or not.

[5] Anonymous letters will not be considered.

[6] Letter writers must include their city and state of residence or work.

[7] Letters will be edited for clarity and length.

CAPTCHA Image