Computer Architecture
Fast and Power Efficient Signed/Unsigned RNS Comparator & Sign Detector

Z. Torabi; Armin Belghadr

Volume 11, Issue 1 , January 2023, , Pages 41-50

https://doi.org/10.22061/jecei.2022.8321.505

Abstract
  Background and Objectives: Residue number system (RNS) is considered as a prominent candidate for high-speed arithmetic applications due to its limited carry propagation, fault tolerance, and parallelism in “Addition”, “Subtraction”, and “Multiplication” operations. ...  Read More

Computer Architecture
Energy-Efficient Variation-Resilient High-Throughput Processor Design

A. Teymouri; H. Dorosti; M. Ersali Salehi Nasab; S.M. Fakhraie

Volume 10, Issue 2 , July 2022, , Pages 299-310

https://doi.org/10.22061/jecei.2021.8253.499

Abstract
  Background and Objectives: The future demands of multimedia and signal processing applications forced the IC designers to utilize efficient high performance techniques in more complex SoCs to achieve higher computing throughput besides energy/power efficiency improvement. In recent technologies, variation ...  Read More

Computer Architecture
Adaptive Energy-Efficient Variation-Aware Dynamic Frequency Management

H. Dorosti

Volume 10, Issue 2 , July 2022, , Pages 477-486

https://doi.org/10.22061/jecei.2022.8331.507

Abstract
  Background and Objectives: Considering the fast growing low-power internet of things, the power/energy and performance constraints have become more challenging in design and operation time. Static and dynamic variations make the situation worse in terms of reliability, performance, and energy consumption. ...  Read More

Computer Architecture
An Adaptive Routing Algorithm for Wireless Network on Chips

A. Tajary; E. Tahanian

Volume 10, Issue 2 , July 2022, , Pages 487-496

https://doi.org/10.22061/jecei.2022.8464.518

Abstract
  Background and Objectives: Wireless Network on Chip (WNoC) is one of the promising interconnection architectures for future many-core processors. Besides the architectures and topologies of these WNoCs, designing an efficient routing algorithm that uses the provided frequency band to achieve better network ...  Read More

Computer Architecture
NodeFetch: High Performance Graph Processing using Processing in Memory

M. Mosayebi; M. Dehyadegari

Volume 9, Issue 1 , January 2021, , Pages 67-74

https://doi.org/10.22061/jecei.2020.7453.393

Abstract
  Background and Objectives: Graph processing is increasingly gaining attention during era of big data. However, graph processing applications are highly memory intensive due to nature of graphs. Processing-in-memory (PIM) is an old idea which revisited recently with the advent of technology specifically ...  Read More